address decoder

基本解释

The crucial path includes address buffer, decoder, memory unit, sense amplifier and output buffer.
其中包括地址缓冲、译码器、存储单元、灵敏放大器和输出缓冲电路。
We use the CPLD to realize some control circuits, such as address decoder circuits and generate the sample impulses.
这里CPLD主要实现逻辑控制部分的作用，主要完成了采样脉冲产生、地址译码等功能。
In this paper, a novel high-density address decoder architecture is proposed to avoid memory array's lateral conducting current in reading and programming mode.
论文中设计了一种高密度的译码器电路架构，同时针对阵列提出了解决读取和编程时存在的阵列横向导通电流问题。